# Chapter 18 GPU (CUDA)

# Speaker: Lung-Sheng Chien

Reference: [1] NVIDIA\_CUDA\_Programming\_Guide\_2.0.pdf

[2] CudaReferenceManual\_2.0.pdf

[3] nvcc\_2.0.pdf

[4] NVIDIA forum, <a href="http://forums.nvidia.com/index.php?act=idx">http://forums.nvidia.com/index.php?act=idx</a>

# OutLine

- CUDA introduction
  - process versus threadSIMD versus SIMT
- Example 1: vector addition, single core
- Example 2: vector addition, multi-core
- Example 3: matrix-matrix product
- Embed nvcc to vc2005

# Process versus thread

Reference: <a href="http://en.wikipedia.org/wiki/Thread\_(computer\_science">http://en.wikipedia.org/wiki/Thread\_(computer\_science)</a>)

- A process is the "heaviest" unit of kernel scheduling. Processes own resources allocated by the operating system. Resources include memory, file handles, sockets, device handles, and windows. Processes do not share address spaces or file resources except through explicit methods such as inheriting file handles or shared memory segments, or mapping the same file in a shared way.
- A *thread* (執行緒, 線程) is the "lightest" unit of kernel scheduling. At least one thread (main thread) exists within each process. If multiple threads can exist within a process, then they share the same memory and file resources. Threads do not own resources except for a <u>stack</u>, a copy of the <u>registers</u> including the <u>program counter</u>

# Spec [1]

Each multiprocessor is composed of 8 processors, so that a multiprocessor is able to process the 32 threads of a warp in 4 clock cycles

|          |   | Number of<br>Multiprocessors | Compute<br>Capability |                   |
|----------|---|------------------------------|-----------------------|-------------------|
|          | GeForce GTX 280   | 30                           | 1.3                   | R                 |
| fluid-01 | GeForce GTX 260   | 24                           | 1.3                   |                   |
|          | GeForce 9800 GX2  | 2x16                         | 1.1                   | $\Box \setminus $ |
|          | GeForce 9800 GTX  | 16                           | 1.1                   |                   |
|          | GeForce 8800 Ultra, 8800 GTX  | 16                           | 1.0                   |                   |
| fluid-02 | GeForce 8800 GT   | 14                           | 1.1                   |                   |
|          | GeForce 9600 GSO, 8800 GS, 8800M GTX                                | 12                           | 1.1                   |                   |
|          | GeForce 8800 GTS  | 12                           | 1.0                   |                   |
| matrix   | GeForce 9600 GT, 8800M GTS  | 8                            | 1.1                   |                   |
|          | GeForce 9500 GT, 8600 GTS, 8600 GT,<br>8700M GT, 8600M GT, 8600M GS | 4                            | 1.1                   | Support double-   |
|          | GeForce 8500 GT, 8400 GS, 8400M GT, 8400M GS                        | 2                            | 1.1                   |                   |
|          | GeForce 8400M G   | 1                            | 1.1                   |                   |
|          | Tesla S1070   | 4x30                         | 1.3                   | ×                 |
|          | Tesla C1060   | 30                           | 1.3                   | <b>F</b>          |
|          | Tesla S870  | 4x16                         | 1.0                   | ]                 |

Product information: http://shopping.pchome.com.tw/ and http://www.sunfar.com.tw/

Geforce GTX 280

### 技嘉 GV-N28-1GH-B PCIE 顯示卡

《原廠大跌價~狂降\$4590~您心動了嗎!》

★GeForce GTX 280晶片 ★1GB GDDR3 顯示記憶體 ★512位元記憶體管理介面 ★PCI Express 2.0介面 ★支援最新DirectX 10 ★支援PhysX 和 Cuda 技術

建議售價\$<del>16500</del>



24

Geforce GTX 260

#### 技嘉 GV-N26-896H-B 顯示卡 **〈極致效能・捨我其誰〉**

★NVIDIA GeForce GTX 260晶片

- ★896MB GDDR3視訊記憶體
- ★448bit記憶體管理介面
- ★576MHz核心時脈/1998MHz記憶體時脈
- ★2xDVI顯示輸出埠
- ★最新PCI-Express 2.0插槽介面(介面規格) ★支援最新DirectX 10

建議售價\$<mark>11490</mark>

網路價。10590

💠 MSI

\$7,500 ~ \$8,051

現金結帳回饋2%

刷卡結帳回饋 0.2%

202007

### Geforce 9600GT

### 華碩 EN9600GT/HTDI/512M 顯示卡

◆NVIDIA GeForce 9600GT

◆512MB DDR3 視訊記憶體

- ◆256-bit記憶體介面
- ◆650MHz核心時脈/1.8GHz記憶體時脈
- ◆1625MHz Shader Clock時脈
- ◆2xDVI顯示輸出埠
- ◆支援 HDMI 輸出
- ◆PCI-Express2.0插槽介面
- ◆支援DirectX 10/ShaderModel 4.0
- ◆華碩獨家Glaciator散熱片
- ◆支援 NVIDIA SLI 技術



### Geforce 8800GT



#### ・廠牌:

- ・商品編碼:
- · 商品名稱:
- ・價格區間:
- ・會員迴轉金:
- ・商品特色:
- ・評鑑等級:

#### 我要評鑑

發表您對此商品之評鑑

NX8800GT OC版/T2D/512M 顯示卡

微星 NX8800GT/16X PCIE/512b

建議售價\$<del>4750</del>

#### Geforce 9600GT

# Spec [2]

#### GPU Engine Specs:

| Processor Cores                      |         | 64 |  |
|--------------------------------------|---------|----|--|
| Graphics Clock (MHz)                 | 650 MHz |    |  |
| Processor Clock (MHz) 1625 MHz       |         |    |  |
| Texture Fill Rate (billion/sec) 20.8 |         |    |  |

#### Memory Specs:

| Memory Clock (MHz)        | 900 | MHz  |  |
|---------------------------|-----|------|--|
| Standard Memory Config    | 512 | MB   |  |
| Memory Interface Width    | 256 | -bit |  |
| Memory Bandwidth (GB/sec) | 57  | 7.6  |  |

#### Geforce 8800GT

| GPU Engine Specs:               |          |  |
|---------------------------------|----------|--|
| Processor Cores                 | 112      |  |
| Graphics Clock (MHz)            | 600 MHz  |  |
| Processor Clock (MHz)           | 1500 MHz |  |
| Texture Fill Rate (billion/sec) | 33.6     |  |

#### Memory Specs:

| Memory Clock (MHz)            | 900 MHz |         |  |
|-------------------------------|---------|---------|--|
| Standard Memory Config 512 MB |         |         |  |
| Memory Interface Width        |         | 256-bit |  |
| Memory Bandwidth (GB/sec)     |         | 57.6    |  |

## Spec [3]


#### Geforce GTX260

| GPU Engine Specs:               |          |  |  |
|---------------------------------|----------|--|--|
| Processor Cores                 | 192      |  |  |
| Graphics Clock (MHz)            | 576 MHz  |  |  |
| Processor Clock (MHz)           | 1242 MHz |  |  |
| Texture Fill Rate (billion/sec) | 36.9     |  |  |
| Memory Specs:                   |          |  |  |
| Memory Clock (MHz)              | 999 MHz  |  |  |
| Standard Memory Config          | 896 MB   |  |  |
| Memory Interface Width          | 448-bit  |  |  |
| Memory Bandwidth (GB/sec)       | 111.9    |  |  |

A very important new addition to the GeForce GTX 200 GPU architecture is double-precision, 64-bit floating point computation support. This benefits various high-end scientific, engineering, and financial computing applications or any computational task requiring very high accuracy of results. Each SM incorporates a double-precision 64-bit floating math unit, for a total of 30 double-precision 64-bit processing cores.

## **NVIDIA GPU and CUDA**

GPU (graphic processor unit): embedded in graphic card (顯示卡) CUDA is a parallel programming model provided by NVIDIA



Data from NVIDIA\_CUDA\_Programming\_Guide\_2.0.pdf

# Spec for compute capability 1.0

- The maximum number of threads per block is 512
- The maximum sizes of the x-, y-, and z-dimension of a thread block are 512, 512, and 64, respectively.
- The maximum size of each dimension of a grid of thread blocks is 65535
- The warp size is 32 threads
- The number of registers per multiprocessor is 8192 (one multiprocessor has 8 processors, one processor has 1024 registers)
- The amount of shared memory available per multiprocessor is 16KB organized into 16 banks.
- The maximum number of active blocks per multiprocessor is 8
- The maximum number of active warps per multiprocessor is 24
- The maximum number of active threads per multiprocessor is 768

# cuda


Reference: http://en.wikipedia.org/wiki/CUDA


- CUDA (*Compute Unified Device Architecture*) is a <u>compiler</u> and set of development tools that enable programmers to use a variation of <u>C</u> based on the PathScale C compiler to code algorithms for execution on the <u>graphics processing unit</u> (GPU).
- CUDA has been developed by <u>NVIDIA</u> and to use this architecture requires an Nvidia GPU and drivers.
- Unlike CPUs, GPUs have a parallel "many-core" architecture, each core capable of running thousands of threads simultaneously.
- core are three key abstractions a hierarchy of thread groups, shared memories, and barrier synchronization.
- the GPU is well-suited to address problems that can be expressed as data-parallel computations – the same program is executed on many data elements in parallel – with high arithmetic intensity – the ratio of arithmetic operations to memory operations.


# SIMD (vector machine)

Reference: http://en.wikipedia.org/wiki/SIMD

- **SIMD** (Single Instruction, Multiple Data) is a technique employed to achieve data level parallelism, as in a <u>vector processor</u>.
  - supercomputers
  - MMX of pentium 4 - SSE (Streaming SIMD Extensions ) of x86 architecture








| Flynn's taxonomy             |                       |                         |
|------------------------------|-----------------------|-------------------------|
|                              | Single<br>Instruction | Multiple<br>Instruction |
| Single<br>Data               | SISD                  | MISD                    |
| Multiple<br>Data             | SIMD                  | MIMD                    |
| This box: view • talk • edit |                       |                         |


 $C[0] \quad C[1] \quad C[2] \quad C[3]$ 

## SIMT (CUDA, Tesla architecture)


- SIMT (single-instruction, multiple-thread): The multiprocessor maps each thread to one scalar processor core, and each scalar thread executes independently with its own instruction address and register state.
- The multiprocessor SIMT unit creates, manages, schedules, and executes threads in groups of 32 parallel threads called *warps*.
- Individual threads composing a SIMT warp start together at the same program address but are otherwise free to branch and execute independently.
- When a multiprocessor is given one or more thread blocks to execute, it splits them into warps that get scheduled by the SIMT unit.
- A warp executes one common instruction at a time, so full efficiency is realized when all 32 threads of a warp agree on their execution path.



## A set of multiprocessors with on-chip shared memory




# Software stack



# OutLine

- CUDA introduction
- Example 1: vector addition, single core
- Example 2: vector addition, multi-core
- Example 3: matrix-matrix product
- Embed nvcc to vc2005

## Example 1: vector addition [1]



clcok\_t clock(void)

returns the processor time used by the program since the beginning of execution, or -1 if unavailable. *clock()/CLOCKS\_PER\_SEC* is a time in seconds

Question: how to write vector addition in GPU version?

## Example 1: vector addition [2]

#### 1 vecadd\_GPU.cu

```
2 #include <stdio.h>
     3 // includes, project
2
     4 #include <cutil.h>
     5
     6 extern "C" {
3
     7 void vecadd GPU(float* h C, const float* h A, const float* h B, unsigned int N) ;
     8 }
     9
    10 void vecadd GPU(float* h C, const float* h A, const float* h B, unsigned int N)
    11 {
    12
         unsigned int mem size A = sizeof(float) * N ;
         unsigned int mem size B = sizeof(float) * N ;
    13
    14
    15
        // allocate device memory
    16 float* d A;
         CUDA_SAFE_CALL(cudaMalloc((void**) &d A, mem size A));
    17
    18
         float* d B;
         CUDA SAFE CALL(cudaMalloc((void**) &d B, mem size B));
    19
    20
    21
        // copy host memory to device
5
         CUDA SAFE CALL(cudaMemcpy(d A, h A, mem size A,
    22
    23
                                      cudaMemcpvHostToDevice) );
         CUDA SAFE CALL(cudaMemcpy(d_B, h_B, mem_size_B,
    24
    25
                                      cudaMemcpvHostToDevice) );
```

- 1 extension .cu means cuda file, it cannot be compiled by g++/icpc, we must use cuda compiler nvcc to compile it first, we will discuss this later
- 2 Header file in directory /usr/local/NVIDIA\_CUDA\_SDK\common\inc
- 3 Tell C++ compiler to compile function vecadd\_GPU as C-function
- 4 cudaMalloc allocates device memory block in GPU device, the same as malloc

## Example 1: vector addition [3]

cudaError\_t cudaMalloc( void\*\* devPtr, size\_t count )

Allocates **count** bytes of linear memory on the device and returns in **\*devPtr** a pointer to the allocated memory. The allocated memory is suitably aligned for any kind of variable. The memory is not cleared. **cudaMalloc()** returns **cudaErrorMemoryAllocation** in case of failure.

Relevant return values:

cudaSuccess

cudaErrorMemoryAllocation


### 5 *cudaMemcpy* copies data between GPU and host, the same as *memcpy*

cudaError\_t cudaMemcpy( void\* dst, const void\* src, size\_t count, enum cudaMemcpyKind kind

Copies count bytes from the memory area pointed to by src to the memory area pointed to by dst, where kind is one of cudaMemcpyHostToHost, cudaMemcpyHostToDevice, cudaMemcpyDevice-ToHost, or cudaMemcpyDeviceToDevice, and specifies the direction of the copy. The memory areas may not overlap. Calling cudaMemcpy() with dst and src pointers that do not match the direction of the copy results in an undefined behavior.

cudaSuccess Relevant return values: cudaErrorInvalidValue cudaErrorInvalidDevicePointer cudaErrorInvalidMemcpyDirection

## Example 1: vector addition [4]



Header file *util.h* 

```
CUDA SAFE CALL NO SYNC(call);
724
725
         cudaError err = cudaThreadSynchronize();
726 🗕
         if( cudaSuccess != err) {
             fprintf(stderr, "Cuda error in file '%s' in line %i : %s.\n",
727
                       FILE , LINE , cudaGetErrorString( err) );
                                                                                    Ν
728
729
             exit(EXIT FAILURE);
                                                                                     N
730
         } > while (0)
```

## Example 1: vector addition [5]

7 vecadd<<<\_1, N >>>(d\_C, d\_A, d\_B, N); is called kernel function in vecadd\_kernel.cu

1 thread block

*N* threads per thread block

#### vecadd\_kernel.cu

```
3 #include <stdio.h>
     4 #include <assert.h>
     5
8
    6 global void vecadd( float* C, float* A, float* B, int N)
     7 {
9
    8 #ifdef DEVICE EMULATION
        int bx = blockIdx.x ;
     9
        assert( 0 == bx) ;
    10
    11 #endif
    12
10
   13
        int i = threadIdx.x ;
        C[i] = A[i] + B[i] ;
    14
    15 }
```

#### 8

### \_global\_

The \_\_global\_\_ qualifier declares a function as being a kernel. Such a function is:

Executed on the device,

Callable from the host only.


9 If we emulation (仿效) GPU under CPU, then we can use standard I/O, i.e. printf, however if we execute on GPU, printf is forbidden.

In emulation mode, macro \_\_\_\_DEVICE\_EMULATION\_\_\_ is set.

## Example 1: vector addition [6]

10 13 int i = threadIdx.x ;
14 C[i] = A[i] + B[i] ;

Each of the threads that execute a kernel is given a unique *thread ID* that is accessible within the kernel through the built-in **threadIdx** variable.



Question 1: how many threads per block, arbitrary?

Question 2: can we use more than two thread blocks?

## Example 1: vector addition [7]

Question 1: how many threads per block, arbitrary?

# Specifications for Compute Capability 1.0

The maximum number of threads per block is 512;

Question 3: what happens if we use more than 512 threads in a thread block?

Question 2: can we use more than two thread blocks?

- How many blocks a multiprocessor can process at once depends on how many registers per thread and how much shared memory per block are required for a given kernel.
- If there are not enough registers or shared memory available per multiprocessor to process at least one block, the kernel will fail to launch. A multiprocessor can execute as many as eight thread blocks concurrently.

Question 4: how to issue more than two thread blocks?

We will answer question 3 and question 4 after we finish this simple example

## Example 1: vector addition (driver) [8]

#### vecadd.cu

```
3 #include <stdlib.h>
 4 #include <stdio.h>
 5 #include <string.h>
 6 #include <math.h>
 7
 8 // includes, project

    use macro CUT EXIT


9 #include <cutil.h> 🗲
10
11 // includes, kernels
12 #include <vecadd kernel.cu>
                                               Include cuda source code such that we only
13 #include <vecadd GPU.cu>
14
                                               need to compile one file
15 // declaration, forward
16 void runTest(int argc, char** argv);
17 void randomInit(float*, int);
18 void printDiff(float*, float*, int, int);
19
20 extern "C" {
21 void computeGold(float*, const float*, const float*, unsigned int );
22 void vecadd GPU(float* h C, const float* h A, const float* h B, unsigned int N) ;
23 }
24
25 int main(int argc, char** argv)
26 {
      runTest(argc, argv);
27
28
      CUT EXIT(argc, argv);
29
30 }
```

Tell C++ compiler to compile function vecadd\_GPU and computeGold as C-function

## Example 1: vector addition (driver) [9]

```
32 // test C = A + B
  33 void runTest(int argc, char** argv)
  34 {
  35
      unsigned int N = 128 ;
  36
      CUT DEVICE INIT(argc, argv);
  37
      // set seed for rand()
  38
      srand(2006);
  39
  40
  41
      // allocate host memory for matrices A and B
      unsigned int size A = N ;
  42
      unsigned int mem size A = sizeof(float) * size A;
  43
      float* h A = (float*) malloc(mem size A);
  44
  45
  46
      unsigned int size B = N ;
      unsigned int mem size B = sizeof(float) * size B;
  47
                                                                Allocate host memory for vector A, B and C
      float* h B = (float*) malloc(mem size B);
  48
  49
      // allocate host memory for the result
  50
      unsigned int size C = N ;
  51
      unsigned int mem size C = sizeof(float) * size C;
  52
      float* h C = (float*) malloc(mem size C);
  53
  54
  55
      // initialize host memory
      randomInit(h A, size A);
  56
                                                     // compute reference solution
                                                 61
      randomInit(h B, size B);
  57
                                                     float* reference = (float*) malloc(mem size C);
                                                 62
  58
                                                 63 🛒 computeGold(reference, h A, h B, N );
  59
      vecadd GPU( h C, h A, h B, N ) ;
                                                 64
                                                 65
                                                     // check result
                                                     CUTBoolean res = cutCompareL2fe(reference, h C, size C, 1e-6f);
                                                 66
                                                     printf("Test %s \n", (1 == res) ? "PASSED" : "FAILED");
                                                 67
                                                     if (res!=1) printDiff(reference, h C, 1, N);
                                                 68
Do C = A + B in GPU
                                                 69
                                                 70
                                                     // clean up memory
                                                 71
                                                     free(h A);
                  compute golden vector
                                                 72
                                                       free(h B);
                  in CPU
                                                 73
                                                       free(h C);
                                                 74
                                                       free(reference);
                                                 75 }
```

## Example 1: vector addition (driver) [10]



### Example 1: vector addition (compile under Linux) [11]

Step 1: upload all source files to workstation, assume you put them in directory vecadd

```
[macrold@matrix vecadd]$ ls
Makefile vecadd.cu vecadd_GPU.cu vecadd_gold.cpp vecadd_kernel.cu
[macrold@matrix vecadd]$ _
```

Type "man nvcc" to see manual of NVIDIA CUDA compiler

```
NAME
      nvcc - NVIDIA CUDA compiler driver
SYNOPSIS
      nvcc [options] inputfile
OPTIONS
       Options for specifying the compilation phase
       More exactly, this option specifies up to which stage the input files must be com-
       piled, according to the following compilation trajectories for different input file
       types:
               .c/.cc/.cpp/.cxx : preprocess, compile, link
                               : preprocess, cuda frontend, ptxassemble,
               .cu
                                merge with host C code, compile, link
                              : nvopencc compile into cubin
               .gpu
                                : ptxassemble into cubin.
               .ptx
       --cuda (-cuda)
           Compile all .cu input files to .cu.c output.
      --compile (-c)
          Compile each .c/.cc/.cpp/.cxx/.cu input file into an object file.
      --run (-run)
          This option compiles and links all inputs into an executable, and executes it.
          Or, when the input is a single executable, it is executed without any compila-
          tion or linking. This step is intended for developers who do not want to be
          bothered with setting the necessary cuda dll search paths (these will be set
          temporarily by nvcc).
```


## Example 1: vector addition (compile under Linux) [12]

Step 2: edit Makefile by "vi Makefile"

| -L[library path]<br>-lcuda = libcuda.a | <pre># In directory /usr/local/cuda/lib # libcublas.so # libcudart.so CUDA runtime library # libcuda.so # libcufft.so # # In directory /usr/local/NVIDIA_CUDA_SDK/lib # libcutil.a # if one use exmaples in /usr/local/NVIDIA_CUDA_SDK/projects # then static library libcutil.a (CUDA utility) is necessary # also include file collection in /usr/local/NVIDIA_CUDA_SDK/common/inc # is important when compile *.cu files #</pre> |
|--|---|
| <i>Macro definition</i> <              | <pre># INLCUDE = -I/usr/local/NVIDIA_CUDA_SDK/common/inc -I/usr/local/cuda/include LIBS = -L/usr/local/NVIDIA_CUDA_SDK/lib -lcutil LIBS += -L/usr/local/cuda/lib -lcuda -lcudart LIBS += -L/usr/lib64 -lGL -lGLU SRC_CU = vecadd.cu SRC_CXX = vecadd_gold.cpp</pre>   |
| target ———                             | <pre>CXXFlag = -DCUDA_FLOAT_MATH_FUNCTIONS -DCUDA_NO_SM_11_ATOMIC_INTRINSICS gxxFlag = -m64 -02 icpcFlag = -mp -02  nvcc_run:</pre>   |
|  | ♦<br>\$(SRC_CU) means <i>vecadd.cu</i>  |

## Example 1: vector addition (compile under Linux) [13]

Step 3: type "make nvcc\_run"



| 1 "Device is Geforce 9600 GT" means   | INLCUDE = -I/usr/local/NVIDIA_CUDA_SDK/common/inc -I/usr/local/cuda/include                      |
|---------------------------------------|--|
| GPU is activated correctly.           | LIBS = -L/usr/local/NVIDIA_CUDA_SDK/lib -lcutil<br>LIBS += -L/usr/local/cuda/lib -lcuda -lcudart |
| N = 128                               | LIBS += -L/usr/lib64 -1GL -1GLU  |
| 2 To execute $C = A + B$ in GPU costs | SRC_CU = vecadd.cu   |
|                                       | SRC_CXX = vecadd_gold.cpp  |
| 0.046 ms                              | CXXFlag = -DCUDA_FLOAT_MATH_FUNCTIONS -DCUDA_NO_SM_11_ATOMIC_INTRINSICS                          |
| 3 To execute C = A + B in CPU costs   | gxxFlag = -m64 -02   |
| 0.0  ms                               | icpcFlag = -mp -02   |
| 0.0 115                               | $nvcc_run$ :   |
|                                       | nvcc -run \$(INLCUDE) \$(LIBS) \$(SRC_CU) \$(SRC_CXX)  |

Question 5: we know number of threads per block is 512, how to verify this?

Question 6: It seems that CPU is faster than GPU, what's wrong?

### Example 1: vector addition (compile under Linux) [14]

Modify file vecadd.cu, change N to 512, then compile and execute again

```
32 // test C = A + B
33 void runTest(int argc, char** argv)
34 {
35 unsigned int N = 512 ;
36 printf("N = %d\n", N);
```

```
[macrold@matrix vecadd]$ make nvcc_run
nvcc -run -I/usr/local/NVIDIA_CUDA_SDK/common/inc -I/usr/local/cuda/include -L/usr/local/NVIDIA_CUDA_
SDK/lib -lcutil -L/usr/local/cuda/lib -lcuda -lcudart -L/usr/lib64 -lGL -lGLU vecadd.cu vecadd_gold.
cpp
N = 512
Using device 0: GeForce 9600 GT
Processing time: 0.048000 (ms)
compute gold vector needs 0.0000 (ms)
Test PASSED
Press ENTER to exit...
```

Modify file vecadd.cu, change N to 513, then compile and execute again, it fails

```
32 // test C = A + B
33 void runTest(int argc, char** argv)
34 {
35 unsigned int N = 513 ;
36 printf("N = %d\n", N);
```

```
[macrold@matrix vecadd]$ make nvcc_run
```

```
nvcc -run -I/usr/local/NVIDIA_CUDA_SDK/common/inc -I/usr/local/cuda/include -L/usr/local/NVIDIA_CUDA_
SDK/lib -lcutil -L/usr/local/cuda/lib -lcuda -lcudart -L/usr/lib64 -lGL -lGLU vecadd.cu vecadd_gold.
cpp
N = 513
Using device 0: GeForce 9600 GT
Processing time: 0.133000 (ms)
compute gold vector needs 0.0000 (ms)
Test FAILED
diff(0,0) CPU=0.6031, GPU=1.5329 ndiff(0,1) CPU=0.3403, GPU=0.2968 ndiff(0,2) CPU=0.0919, GPU=0.6766
```

## Example 1: vector addition (compile under Linux) [15]

#### vecadd\_GPU.cu

```
// allocate device memory for result
unsigned int mem size C = sizeof(float) * N ;
float* d C;
CUDA SAFE CALL(cudaMalloc((void**) &d C, mem size C));
// create and start timer
unsigned int timer = 0;
CUT SAFE CALL(cutCreateTimer(&timer));
CUT SAFE CALL(cutStartTimer(timer));
// execute the kernel
vecadd<<< 1, N >>>(d C, d A, d B, N);^M
// check if kernel execution generated and error
CUT CHECK ERROR("Kernel execution failed");
// copy result from device to host
CUDA SAFE CALL(cudaMemcpy(h C, d C, mem size C,
                      cudaMemcpyDeviceToHost) );
// stop and destroy timer
CUT SAFE CALL(cutStopTimer(timer));
printf("Processing time: %f (ms) \n",
          cutGetTimerValue(timer));
CUT SAFE CALL(cutDeleteTimer(timer));
```

Including C = A + B in GPU and data transformation from device to Host

#### vecadd\_GPU.cu

```
// create and start timer
unsigned int timer = 0;
CUT_SAFE_CALL(cutCreateTimer(&timer));
CUT_SAFE_CALL(cutStartTimer(timer));
```

```
// execute the kernel
vecadd<<< 1, N >>>(d_C, d_A, d_B, N);
```

```
// stop and destroy timer
CUT_SAFE_CALL(cutStopTimer(timer));
printf("in GPU, C = A + B: %f (ms)\n",
    cutGetTimerValue(timer));
CUT_SAFE_CALL(cutDeleteTimer(timer));
```

//check if kernel execution generated and error CUT\_CHECK\_ERROR("Kernel execution failed");

```
CUT_SAFE_CALL(cutCreateTimer(&timer));
CUT_SAFE_CALL(cutStartTimer(timer));
```

#### N = 512

```
Using device 0: GeForce 9600 GT
in GPU, C = A + B: 0.026000 (ms)
device --> Host: 0.018000 (ms)
compute gold vector needs 0.0000 (ms)
Test PASSED
```

CPU is faster than GPU for small N, how about for large N?

## Example 1: vector addition (double precision) [16]

#### Makefile

#### -arch sm\_13

enable double precision (on compatible hardware, say Geforce GTX260 in fluid-01.am.nthu.edu.tw)

Remember to replace "float" by "double"

in source code

#### man nvcc


| gpu-name <gpu architecture="" name=""> (-arch)<br/>Specify the name of the nVidia GPU to compile for. This can either be a 'real'<br/>GPU, or a 'virtual' ptx architecture. Ptx code represents an intermediate for-<br/>mat that can still be further compiled and optimized for. depending on the ptx<br/>version, a specific class of actual GPUs.</gpu> |
|---|
| The architecture specified with this option is the architecture that is assumed<br>by the compilation chain up to the ptx stage, while the architecture(s) speci-<br>fied with the -code option are assumed by the last, potentially runtime compi-<br>lation stage.  |
| Allowed values for this option: 'compute_10', 'compute_11', 'compute_13',<br>'compute_14', 'compute_20', 'sm_10', 'sm_11', ' <mark>sm_13</mark> ', 'sm_14', 'sm_20'.<br>Default value: 'sm_10'.   |

# OutLine

- CUDA introduction
- Example 1: vector addition, single core
- Example 2: vector addition, multi-core
- Example 3: matrix-matrix product
- Embed nvcc to vc2005

Example 2: multicore vector addition [1]







Built-in *threadIdx* variable denotes which thread, starting from 0

Question 7: how does multi-thread-block work?

Question 8: how to invoke multi-thread-block?

Example 2: multicore vector addition [2]






### Example 2: multicore vector addition [3]

vecadd\_GPU.cu

```
11 void vecadd GPU(float* h C, const float* h A, const float* h B,
      unsigned int num block, unsigned int threads )
12
13 {
    unsigned int N = num block*threads ;
14
15
16
    unsigned int mem size A = sizeof(float) * N ;
    unsigned int mem size B = sizeof(float) * N ;
17
18
   // allocate device memory
19
   float* d A;
20
   CUDA SAFE CALL(cudaMalloc((void**) &d A, mem size A));
21
22
    float* d B;
    CUDA SAFE CALL(cudaMalloc((void**) &d B, mem size B));
23
24
    // copy host memory to device
25
    CUDA SAFE CALL (cudaMemcpy(d A, h A, mem size A,
26
                                 cudaMemcpvHostToDevice) );
27
28
    CUDA SAFE CALL (cudaMemcpy(d B, h B, mem size B,
29
                                 cudaMemcpyHostToDevice) );
30
31
   // allocate device memory for result
   unsigned int mem size C = sizeof(float) * N ;
32
33
    float* d C;
    CUDA SAFE CALL(cudaMalloc((void**) &d C, mem size C));
34
   // execute the kernel
41
42 // vecadd<<< 1, N >>>(d C, d A, d B, N);
    vecadd multicore<<< num block, threads >>>( d C, d A, d B, threads, N) ;
43
                                  one-dimension thread block
                   one-dimension grid
```

## Example 2: multicore vector addition [4]



When do matrix – matrix product, we will use two-dimensional index

## Example 2: multicore vector addition (driver) [5]

```
vecadd.cu
                                                        Maximum size of each dimension of a grid of
 48 void runTest(int argc, char** argv)
                                                        thread blocks is 65535
 49 {
 50
     unsigned int num block = 8 ;
     unsigned int threads = 512 ;
 51
     unsigned int N = num block*threads ;
 52
 53
     printf("num block = %d, threads = %d, N = %6.2f (KB)\n",
 54
         num block, threads, N*4./1024. );
 55
 56
                                                          Maximum number of threads per block is 512
     CUT DEVICE INIT(argc, argv);
 57
 58
 59
     // set seed for rand()
 60
     srand(2006);
 61
     // allocate host memory for matrices A and B
 62
     unsigned int size A = N ;
 63
     unsigned int mem size A = sizeof(float) * size_A;
 64
     float* h_A = (float*) malloc(mem_size_A);
 65
 66
 67
     unsigned int size B = N ;
     unsigned int mem size B = sizeof(float) * size B;
 68
     float* h B = (float*) malloc(mem size B);
 69
 70
     // allocate host memory for the result
 71
     unsigned int size C = N ;
 72
     unsigned int mem size C = sizeof(float) * size C;
 73
     float* h C = (float*) malloc(mem size C);
 74
    // initialize host memory
 76
 77
     randomInit(h A, size A);
     randomInit(h B, size B);
 78
 79
     vecadd GPU( h C, h A, h B, num block, threads ) ;
80
```

## Example 2: multicore vector addition (result) [6]

threads = 512 
$$N = (\# of block) \times threads$$

$$size = N \times sizeof(float)$$
 Byte

Experimental platform: Geforce 9600 GT

| Table 1    | C = A + B |          | Copy C t                       | from device to host |
|------------|-----------|----------|--------------------------------|---------------------|
| # of block | size      | GPU (ms) | Device $\rightarrow$ Host (ms) | CPU (ms)            |
| 16         | 32 KB     | 0.03     | 0.059                          | 0                   |
| 32         | 64 KB     | 0.032    | 0.109                          | 0                   |
| 64         | 128 KB    | 0.041    | 0.235                          | 0                   |
| 128        | 256 KB    | 0.042    | 0.426                          | 0                   |
| 256        | 512 KB    | 0.044    | 0.814                          | 0                   |
| 512        | 1.024 MB  | 0.038    | 1.325                          | 0                   |
| 1024       | 2.048 MB  | 0.04     | 2.471                          | 0                   |
| 2048       | 4.096 MB  | 0.044    | 4.818                          | 0                   |
| 4096       | 8.192 MB  | 0.054    | 9.656                          | 20                  |
| 8192       | 16.384 MB | 0.054    | 19.156                         | 30                  |
| 16384      | 32.768 MB | 0.045    | 37.75                          | 60                  |
| 32768      | 65.536 MB | 0.047    | 75.303                         | 120                 |
| 65535      | 131 MB    | 0.045    | 149.914                        | 230                 |

#### vecadd GPU.cu

{

## Example 2: multicore vector addition

```
[7]
void vecadd GPU(float* h C, const float* h A, const float* h B,
                unsigned int num block, unsigned int threads )
        unsigned int N = num block*threads ;
        unsigned int mem size A = sizeof(float) * N ;
        unsigned int mem size B = sizeof(float) * N ;
        // allocate device memory
        float* d A;
        CUDA_SAFE_CALL(cudaMalloc((void**) &d_A, mem_size_A));
        float* d B;
        CUDA SAFE CALL(cudaMalloc((void**) &d B, mem size B));
        // copy host memory to device
        CUDA_SAFE_CALL(cudaMemcpy(d_A, h_A, mem_size_A,
                              cudaMemcpyHostToDevice) );
        CUDA SAFE CALL(cudaMemcpy(d B, h B, mem size B,
                              cudaMemcpyHostToDevice) );
        // allocate device memory for result
        unsigned int mem size C = sizeof(float) * N ;
        float* d C;
        CUDA SAFE CALL(cudaMalloc((void**) &d C, mem size C));
        // create and start timer
        unsigned int timer = 0;
        CUT SAFE CALL(cutCreateTimer(&timer));
        CUT_SAFE_CALL(cutStartTimer(timer));
        // execute the kernel
        vecadd multicore <<< num block, threads >>>( d C, d A, d B, threads, N) ;
        // make sure all threads are done
                                               All threads work asynchronous
        cudaThreadSynchronize();
        // stop and destroy timer
        CUT SAFE CALL(cutStopTimer(timer));
       printf("in GPU, C = A + B: %f (ms)\n",
           cutGetTimerValue(timer));
        CUT_SAFE_CALL(cutDeleteTimer(timer));
```

## Example 2: multicore vector addition (result, correct timing) [8]

threads = 512 
$$N = (\# of block) \times threads$$


$$size = N \times sizeof(float)$$
 Byte

Г

Experimental platform: Geforce 9600 GT

|            |           |          | Copy C f                       | rom device to host |
|------------|-----------|----------|--------------------------------|--------------------|
| Table 2    | C = A + B |          |                                |                    |
| # of block | size      | GPU (ms) | Device $\rightarrow$ Host (ms) | CPU (ms)           |
| 16         | 32 KB     | 0.04     | 0.059                          | 0                  |
| 32         | 64 KB     | 0.056    | 0.122                          | 0                  |
| 64         | 128 KB    | 0.057    | 0.242                          | 0                  |
| 128        | 256 KB    | 0.063    | 0.381                          | 0                  |
| 256        | 512 KB    | 0.086    | 0.67                           | 0                  |
| 512        | 1.024 MB  | 0.144    | 1.513                          | 0                  |
| 1024       | 2.048 MB  | 0.237    | 2.812                          | 10                 |
| 2048       | 4.096 MB  | 0.404    | 5.426                          | 10                 |
| 4096       | 8.192 MB  | 0.755    | 9.079                          | 20                 |
| 8192       | 16.384 MB | 1.466    | 17.873                         | 30                 |
| 16384      | 32.768 MB | 2.86     | 34.76                          | 60                 |
| 32768      | 65.536 MB | 5.662    | 70.286                         | 130                |
| 65535      | 131 MB    | 11.285   | 138.793                        | 240                |

#### Example 2: multicore vector addition (throughput) [8]



#### Memory Specs:

| Memory Clock (MHz)        | 900 MHz |      |  |
|---------------------------|---------|------|--|
| Standard Memory Config    | 512 MB  |      |  |
| Memory Interface Width    | 256-bit |      |  |
| Memory Bandwidth (GB/sec) |         | 57.6 |  |

## Exercise

1. So far, one thread is responsible for one data element, can you change this, say one thread takes care of several data entries ?

vecadd\_kernel.cu

```
global void vecadd( float* C, float* A, float* B, int N)
#ifdef DEVICE EMULATION
                                       vecadd kernel.cu
  int bx = blockIdx.x ;
  assert( 0 == bx) ;
                                        global void vecadd multicore( float* C, float* A, float* B,
#endif
                                                 int threads, int N)
  int i = threadIdx.x ;
                                         int bx = blockIdx.x;
 C[i] = A[i] + B[i] ;
                                         int i = bx*threads + threadIdx.x ;
}
                                         C[i] = A[i] + B[i] ;
                                       #ifdef DEVICE EMULATION
                                         printf("bx = %d n", bx);
                                       #endif
```


- 2. Maximum number of threads per block is 512, when data set is more than 512, we use multi-thread-block to do parallel computing, however Maximum size of each dimension of a grid of thread blocks is 65535, when data set is more than 131MB, how can we proceed?
- 3. From table 2, data transfer from device to host is about half of CPU computation, it means that if we can accelerate CPU computation, then GPU has no advantage, right?
- 4. measure your video card and fill-in table 2, also try double-precision if your hardware supports.

# OutLine

- CUDA introduction
- Example 1: vector addition, single core
- Example 2: vector addition, multi-core
- Example 3: matrix-matrix product
  - grid versus thread block
- Embed nvcc to vc2005

## Example 3: matrix-matrix product (CPU-version) [1]


Consider matrix-matrix product C = AB, all matrices are indexed in row-major and starting from zero (C-like)




}

## Example 3: matrix-matrix product (GPU-version) [2]

We use 2x2 block as a unit and divide matrix C into 6 block. Then we plan to deal with each sub-matrix of C with one thread-block.




## Example 3: matrix-matrix product (GPU-version) [3]



Question 9: how to transform (grid index, thread index) to physical index ?

## Example 3: matrix-matrix product (index) [4]




The physical index of first entry in block  $(bx, by) = (blocksize \times by) \times wA + blocksize \times bx$ e.g. The physical index of first entry in block  $(1,2) = (2 \times 2) \times 4 + 2 \times 1 = 16 + 2 = 18$ 

The physical index of (block index, thread index) is  $((bx, by), (tx, ty)) = (bx, by) + (wA \times ty) + tx$ e.g.  $((bx, by), (tx, ty)) = ((1, 2), (1, 1)) = 18 + (4 \times 1) + 1 = 23$ 

global index  $((bx,by),(tx,ty)) \longrightarrow (blocksize \times bx + tx, blocksize \times by + ty) \longrightarrow row-major$ 

## Example 3: matrix-matrix product [5]


Consider  $C(i, j) = \sum_{k=1}^{WA} A(i, k) B(k, j)$  for all  $(i, j) \in block(1, 1)$  computed simultaneously



## Example 3: matrix-matrix product [6]

since all 4 threads share the same submatrix of *A* and *B*, we use share memory (on-chip) to store submatrix of *A* and *B* to decrease memory latency.


Step 1: add first product term to submatrix of C



// Declaration of the shared memory array As used to
// store the sub-matrix of A
\_\_shared\_\_ float As[BLOCK\_SIZE][BLOCK\_SIZE];
// Declaration of the shared memory array Bs used to
// store the sub-matrix of B
\_\_shared\_\_ float Bs[BLOCK\_SIZE][BLOCK\_SIZE];

- The \_\_\_\_shared\_\_\_ quantifier declares a variable
- Resides in the shared memory space of a thread block,
- Has the lifetime of the block,
- Is only accessible from all the threads within the block.


## Example 3: matrix-matrix product [7]



The physical index of (block index, thread index) is  $((bx, by), (tx, ty)) = (bx, by) + (wA \times ty) + tx$ 

## Example 3: matrix-matrix product [8]

Step 2: add first product term to submatrix of C



Note that each thread in thread block has its *private* variable *Csub* 

Step 3: move aBegin and bBegin to next block

(0,0)(1,0)(0,0)(1,0)(2,0)(0,1)(1,1)(2,1)(0,2)(1,2) $B \in R^{4 \times 6}$ 

$$aBegin = (1, by) = (blocksize \times by) \times wA + blocksize$$
$$bBegin = (bx, 1) = blocksize \times wA + blocksize \times bx$$
$$aBegin + = aStep(=blocksize)$$


 $bBegin + = bStep(=blocksize \times wA)$ 

 $A \in R^{6 \times 4}$ 

## Example 3: matrix-matrix product [9]

Step 4: copy 
$$A$$
  $(1,1)$  to  $As$  and  $B$   $(1,1)$  to  $Bs$   
// Load the matrices from device memory  
// to shared memory; each thread loads  
// one element of each matrix  
AS(ty, tx) = A[aBegin + wA \* ty + tx];  
BS(ty, tx) = B[bBegin + wB \* ty + tx];  
// Synchronize to make sure the matrices are loaded  
syncthreads();

Step 5: add second product term to submatrix of C




```
// Multiply the two matrices together;
// each thread computes one element
// of the block sub-matrix
for (int k = 0; k < BLOCK_SIZE; ++k)
        Csub += AS(ty, k) * BS(k, tx);
// Synchronize to make sure that the preceding
// computation is done before loading two new
// sub-matrices of A and B in the next iteration
```

```
_syncthreads();
```


## Example 3: matrix-matrix product (source code) [10]

## see /usr/local/NVIDIA\_CUDA\_SDK\projects\matrixMul

#### matrixMul.h



The amount of shared memory available per multiprocessor is 16KB (since multiprocessor has 8 SP, each SP has only 2KB)



## Example 3: matrix-matrix product (source code) [11]

matrixMul\_kernel.cu

```
71 global void
72 matrixMul( float* C, float* A, float* B, int wA, int wB)
73 {
      // Block index
74
75
      int bx = blockIdx.x;
      int by = blockIdx.y;
76
77
                                 Each thread has its own index (bx, by) and (tx, ty)
78
      // Thread index
      int tx = threadIdx.x;
79
      int ty = threadIdx.y;
80
81
      // Index of the first sub-matrix of A processed by the block
82
      int aBegin = wA * BLOCK SIZE * by;
83
84
      // Index of the last sub-matrix of A processed by the block
85
      int aEnd = aBegin + wA - 1;
86
87
      // Step size used to iterate through the sub-matrices of A
88
      int aStep = BLOCK SIZE;
89
90
      // Index of the first sub-matrix of B processed by the block
91
      int bBegin = BLOCK SIZE * bx;
92
93
      // Step size used to iterate through the sub-matrices of B
94
      int bStep = BLOCK SIZE * wB;
95
96
97
      // Csub is used to store the element of the block sub-matrix
      // that is computed by the thread
98
99
      float Csub = 0;
```

Each thread has its private variable Csub

### Example 3: matrix-matrix product (source code) [12]

```
101
       // Loop over all the sub-matrices of A and B
102
       // required to compute the block sub-matrix
103
        for (int a = aBegin, b = bBegin;
104
                 a \ll aEnd:
105
                 a += aStep, b += bStep) {
106
107
           // Declaration of the shared memory array As used to
108
            // store the sub-matrix of A
109
            shared float As[BLOCK SIZE][BLOCK SIZE];
1110
1111
            // Declaration of the shared memory array Bs used to
112
            // store the sub-matrix of B
113
            shared float Bs[BLOCK SIZE][BLOCK SIZE];
114
115
           // Load the matrices from device memory
116
           // to shared memory; each thread loads
117
           // one element of each matrix
118
           AS(ty, tx) = A[a + wA * ty + tx];
119
           BS(tv, tx) = B[b + wB * tv + tx];
120
121
            // Synchronize to make sure the matrices are loaded
122
            syncthreads();
123
124
           // Multiply the two matrices together;
125
           // each thread computes one element
126
            // of the block sub-matrix
127
            for (int k = 0; k < BLOCK SIZE; ++k)
                Csub += AS(ty, k) * BS(k, tx);
128
         2
130
           // Synchronize to make sure that the preceding
           // computation is done before loading two new
131
132
           // sub-matrices of A and B in the next iteration
133
           syncthreads();
134
       3
135
136
       // Write the block sub-matrix to device memory;
137
       // each thread writes one element
138
       int c = wB * BLOCK SIZE * by + BLOCK SIZE * bx;
    3 C[c + wB * ty + tx] = Csub;
139
140
```

- 1 copy submatrix of A and B to shared memory, this is done by all threads in this thread block
- 2 Add partial result of matrix-matrix product into Csub
- 3 Each thread stores back their computed result into global matrix C

 $(bx, by) = (blocksize \times by) \times wA + blocksize \times bx$  $((bx, by), (tx, ty)) = (bx, by) + (wA \times ty) + tx$ 

## Example 3: matrix-matrix product (driver) [13]

#### matrixMul.cu

```
48 #include <stdlib.h>
49 #include <stdio.h>
50 #include <string.h>
51 #include <math.h>
52 // includes, project
53 #include <cutil.h>
54 // includes, kernels
55 #include <matrixMul kernel.cu>
56
57 void runTest(int argc, char** argv);
58 void randomInit(float*, int);
59 void printDiff(float*, float*, int, int);
60
61 extern "C" {
62 void computeGold(float*, const float*, const float*,
      unsigned int, unsigned int, unsigned int);
63
64 }
65
66 int main(int argc, char** argv)
67 {
      runTest(argc, argv);
68
69
70
      CUT EXIT(argc, argv);
71 }
```

The same structure

#### vecadd.cu

```
3 #include <stdlib.h>
 4 #include <stdio.h>
 5 #include <string.h>
 6 #include <math.h>
 7
 8 // includes, project
9 #include <cutil.h>
10
11 // includes, kernels
12 #include <vecadd kernel.cu>
13 #include <vecadd GPU.cu>
14
15 // declaration, forward
16 void runTest(int argc, char** argv);
17 void randomInit(float*, int);
18 void printDiff(float*, float*, int, int);
19
20 extern "C" {
21 void computeGold(float*, const float*, const float*,
22
         unsigned int );
23 void vecadd GPU(float* h C, const float* h A,
         const float* h B, unsigned int N) ;
24
25 }
26
27 int main(int argc, char** argv)
28 {
29
      runTest(argc, argv);
30
31
      CUT EXIT(argc, argv);
32 }
```

## Example 3: matrix-matrix product (driver) [14]

#### matrixMul.cu

```
74 void runTest(int argc, char** argv)
75 {
76
       CUT DEVICE INIT(argc, argv);
77
       // set seed for rand()
78
       srand(2006);
79
80
81
       // allocate host memory for matrices A and B
       unsigned int size A = WA * HA;
82
       unsigned int mem size A = sizeof(float) * size A;
83
       float* h A = (float*) malloc(mem size A);
84
85
       unsigned int size B = WB * HB;
86
       unsigned int mem size B = sizeof(float) * size B;
       float* h B = (float*) malloc(mem size B);
87
88
89
       // initialize host memory
       randomInit(h A, size A);
90
       randomInit(h B, size B);
91
92
93
       // allocate device memory
94
       float* d A;
       CUDA SAFE CALL(cudaMalloc((void**) &d A, mem size A));
95
       float* d B;
96
       CUDA SAFE CALL(cudaMalloc((void**) &d B, mem size B));
97
98
       // copy host memory to device
99
100
       CUDA SAFE CALL(cudaMemcpy(d A, h A, mem size A,
101
                                  cudaMemcpyHostToDevice) );
       CUDA SAFE CALL(cudaMemcpy(d B, h B, mem size B,
102
                                  cudaMemcpyHostToDevice) );
103
```

matrixMul.h

```
#ifndef MATRIXMUL H
      #define MATRIXMUL H
      // Thread block size
      #define BLOCK SIZE 16
      // Matrix dimensions
      #define WA (2 * BLOCK SIZE) // Matrix A width
      #define HA (3 * BLOCK SIZE) // Matrix A height
      #define WB (3 * BLOCK SIZE) // Matrix B width
      #define HB WA // Matrix B height
      #define WC WB // Matrix C width
      #define HC HA // Matrix C height
      #endif // MATRIXMUL H
Allocate host memory for matrix A, B
      Allocate device memory for matrix A, B
```

## Example 3: matrix-matrix product (driver) [15]

#### matrixMul.cu

```
105
       // allocate device memory for result
106
       unsigned int size C = WC * HC;
       unsigned int mem size C = sizeof(float) * size C;
107
108
       float* d C;
       CUDA SAFE CALL(cudaMalloc((void**) &d C, mem size C));
109
110
111
       // allocate host memory for the result
       float* h C = (float*) malloc(mem size C);
112
113
114
       // create and start timer
115
       unsigned int timer = 0;
116
       CUT SAFE CALL(cutCreateTimer(&timer));
117
       CUT SAFE CALL(cutStartTimer(timer));
118
119
       // setup execution parameters
       dim3 threads(BLOCK SIZE, BLOCK SIZE);
120
       dim3 grid(WC / threads.x, HC / threads.y);
121
122
       // execute the kernel
123
       matrixMul<<< grid, threads >>>(d C, d_A, d_B, WA, WB);
124
125
126
       // check if kernel execution generated and error
       CUT CHECK ERROR("Kernel execution failed");
127
128
129
       // copy result from device to host
130
       CUDA SAFE CALL(cudaMemcpy(h C, d C, mem size C,
                                  cudaMemcpyDeviceToHost) );
131
```

#### matrixMul.h

```
#ifndef _MATRIXMUL_H_
#define _MATRIXMUL_H_
// Thread block size
#define BLOCK_SIZE 16
// Matrix dimensions
#define WA (2 * BLOCK_SIZE) // Matrix A width
#define HA (3 * BLOCK_SIZE) // Matrix A height
#define WB (3 * BLOCK_SIZE) // Matrix B width
#define HB WA // Matrix B height
#define HB WA // Matrix C width
#define HC HA // Matrix C height
#endif // _MATRIXMUL_H_
```

```
threads = (16, 16, 1)
```

grid = (3, 3, 1)

## dim3 Type

This type is an integer vector type based on uint3 that is used to specify dimensions. When defining a variable of type dim3, any component left unspecified is initialized to 1.

```
133
       // stop and destroy timer
134
       CUT SAFE CALL(cutStopTimer(timer));
135
       printf("Processing time: %f (ms) \n", cutGetTimerValue(timer));
136
       CUT SAFE CALL(cutDeleteTimer(timer));
137
138
       // compute reference solution
139
       float* reference = (float*) malloc(mem size C);
140
       computeGold(reference, h A, h B, HA, WA, WB);
141
142
       // check result
143
       CUTBoolean res = cutCompareL2fe(reference, h C, size C, 1e-6f);
144
       printf("Test %s \n", (1 == res) ? "PASSED" : "FAILED");
145
       if (res!=1) printDiff(reference, h_C, WC, HC);
146
147
       // clean up memory
148
      free(h A);
149
      free(h B);
150
      free(h C);
151
       free(reference);
152
      CUDA SAFE CALL(cudaFree(d A));
153
       CUDA SAFE CALL(cudaFree(d B));
154
       CUDA SAFE CALL(cudaFree(d C));
155 }
157 // Allocates a matrix with random float entries.
158 void randomInit(float* data, int size)
159 {
160
       for (int i = 0; i < size; ++i)
161
           data[i] = rand() / (float)RAND MAX;
162 }
163
164 void printDiff(float *data1, float *data2, int width, int height)
165 {
166 int i, j, k;
167
    int error count=0;
168
    for (j=0; j<height; j++) {
169
     for (i=0; i<width; i++) {</pre>
170
        k = j*width+i;
171
         if (data1[k] != data2[k]) {
172
            printf("diff(%d,%d) CPU=%4.4f, GPU=%4.4f n", i,j, data1[k], data2[k]);
173
            error count++;
174
        }
175
       - }
176
     }
177
     printf(" nTotal Errors = %d n", error count);
178 }
```

## Example 3: matrix-matrix product (driver) [16]

## Example 3: matrix-matrix product (compile on Linux) [17]

Step 1: upload all source files to workstation, assume you put them in directory matrixMul

```
[macrold@matrix matrixMul]$ 1s
Makefile matrixMul.cu.cpp matrixMul_gold.cpp matrixMul_kernel.cu.cpp
matrixMul.cu matrixMul.h matrixMul_kernel.cu
[macrold@matrix matrixMul]$
```

Step 2: edit Makefile by "vi Makefile"

Step 3: type "make nvcc\_run"

```
[macrold@matrix matrixMul]$ make nvcc_run
nvcc -run -I/usr/local/NVIDIA_CUDA_SDK/common/inc -I/usr/local/cuda/include -L/usr/local/NVIDIA_CUDA_
SDK/lib -lcutil -L/usr/local/cuda/lib -lcuda -lcudart -L/usr/lib64 -lGL -lGLU matrixMul.cu matrixMul_
gold.cpp
Using device 0: GeForce 9600 GT
Processing time: 0.121000 (ms)
Test PASSED
```

## Exercise


- modify code in matrixMul, measure time for computing golden vector, time for C = A\*B under GPU and time for data transfer, compare them.
- We have shown you vector addition and matrix-matrix product, which one is better in GPU computation, why? (you can compute ratio between floating point operation and memory fetch operation)
- modify source code in matrixMul, use column-major index, be careful indexing rule.
- We have discussed that matrix-vector product has two versions, one is inner-product-based, one is outer-product-based, implement these two methods under GPU

# OutLine

- CUDA introduction
- Example 1: vector addition, single core
- Example 2: vector addition, multi-core
- Example 3: matrix-matrix product
- Embed nvcc to vc2005

## Resource: register NVIDIA forum

## http://www.nvidia.com/object/cuda\_get.html



## How to embed "nvcc" into VC 2005 [1]

| → CUDA | on Windows XP   |   |               |                               |
|--------|---|---|---------------|-------------------------------|
|        | Topic Title   |   |               |                               |
|        | 9 CUDA VS Wizard 2.0 beta   |   |               |                               |
| 1. 🧿   | EmuDebug vs. Debug Modes<br>What's the difference? Why?   |   |               |                               |
| L      | Multi-GPU configurations with CUDA 2.1  |   |               |                               |
| L      | Do you get Cuda with regular 9800gtx drivers or new procession of the second | <u>0?</u>   |               |                               |
| L      | CUDA code doesn't run on Release mode   |   | <u>3</u>      |                               |
| L      | 32-bit CUDA WinXP app on WinXP 64-bit<br>Deployment considerations!   |   | <u>8</u>      |                               |
| L      | signed cuda drivers<br>why are the windows cuda drivers not digitally signed  |   | 1             |                               |
|        | QCUDA VS2005 Wizard 1.2 [] 1 2 3 » 5<br>New version of the CUDA VS2005 wizard   | http://sourceforge.net/projects/cudavswiz                               | zard          |                               |
| L      | 178.28 for Windows XP<br>Watchdog timer fix. Seriously this time.   | we can download here.<br>or <u>http://download.csdn.net/source/7247</u> | <u>01</u>     |                               |
|        |   | Thanks mas913's new rules. I change the                                 | cuda.rules w  | ith the new rule.             |
|        |   | The new rule can support all nvcc comman                                | nd options.   |                               |
|        |   | The new wizard(2.0beta) can support VS2                                 | 2005 (x86,x64 | 4), VS2005 Express (x86,x64). |
|        |   | If anyone think it's interesting, plz join the                          | e project 🙂   |                               |
|        |   | Any problem plz let me know:)   |               |                               |

## Education: list in NVIDIA website

| DOWNLOAD CUDA                        | WHAT IS CUDA                                       | CUDA U                      | DEVELOPIN   | NG WITH CUDA    | FORUMS                |   |
|--------------------------------------|--|-----------------------------|-------------|-----------------|-----------------------|---|
| ntation                              |  | Education<br>University Cou | rses        | 1               |                       |   |
| ITESM Mexico                         | Ambientes de Proc                                  | gramación Avan              | nzada       | NA              | Isaac Rudomin         |   |
| Johns Hopkins                        | General Purpose (                                  | Computation on              | the GPU     | EN600.407       | Matthew Bolitho       |   |
| Kent State                           | GPU Computing                                      |                             |             | CS6/79995       | Ye Zhau               |   |
| McGill                               | CUDA Programmi                                     | ng Environment              | t           |                 | Abdelkader Baggag     |   |
| National Taiwan<br>University        | High-performance<br>embedded compu                 |                             | computing,  |                 | <u>Chen-Mou Chenq</u> | 备[[ <del>]</del> ]三十三十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二 |
| National Taiwan<br>University        | Parallel Processin<br>Applications (Engli          |                             | and         |                 | Chen-Mou Cheng        | 鄭振牟教授   |
| North Carolina State                 | Operating System                                   | Principles                  |             |                 | Frank Mueller         |   |
| North Carolina State                 | Graduate Operatin                                  | <u>q Systems</u>            |             | CSC501          | Frank Mueller         |   |
| North Carolina State                 | Design Automation                                  | n for VLSI                  |             |                 | Xun Liu               |   |
| University of North<br>Carolina      | <u>GPGP: General Pu</u><br>Graphics Process        |                             | ation Using | COMP790-<br>058 | Dinesh Manocha        |   |
| University of Maryland               | Advanced Comput                                    | er Graphics                 |             | CSMC740         | Amitabh Varshney      |   |
| University of<br>Pennsylvania        | GPU Programmin                                     | g & Architecture            | 2           | CIS665          | <u>Gary Katz</u>      |   |
| University of Rochester              | Introduction to Pro                                | gramming in C               | UDA         | Workshop        | Alice Quillen         |   |
| University of Southern<br>California | <u>General Purpose (</u><br><u>a Linux Cluster</u> | Computing Usi               | ng GPUs on  |                 | Dan Davis             |   |

## Education: course website

## http://courses.ece.uiuc.edu/ece498/al1/Syllabus.html

University of Illinois at Urbana-Champaign, taught by Prof. Wen-Mei Hwu




🟠 🔹 🔝 🕤 🖶 🔹 🔂 網頁 🕑 🔹 🍈 工具 🔘

## Fall 2007 Syllabus (Tentative)

| Date   | Lecture                                  | Material  | Assignments   |
|--|--|---|---|
| Week 1: Wed, 8/22  | Lecture 1 - Introduction                 | Slides (ppt)<br>Voice (mp3)   | MP-0 Released - CUDA installation,<br>run hello world.  |
| Week 2: Tuesday, 8/28<br>(Make up, class in<br>163EL)              | Lecture 2 - GPU Computing and CUDA Intro | Slides ( <u>ppt</u> )<br>Voice ( <u>mp3</u> )   | Read <u>CUDA Programming Guide 1.0</u> .  |
| Wed, 8/29  | Lecture 3 - GPU Computing and CUDA Intro | Slides (ppt)<br>Voice (mp3)   | MP-1, Simple Matrix Multiplication<br>and Simple Vector Reduction released                                      |
| Week 3: Tuesday, 9/4<br>(Make up, class in 1109<br>Siebel Center.) | Lecture 4 - CUDA memory model, tiling    | Slides (ppt)<br>Voice ( <u>mp3</u> )<br>Joke ( <u>mp3</u> )                                   |   |
| Wed, 9/5: (DK in IL)   | Lecture 5 - GPU History                  | Slides ( <u>ppt</u> )<br>Voice ( <u>mp3</u> )   | MP-2, Tiled Matrix Multiplication<br>released<br>MP-1 (both parts) Due: Wednesday,<br>September 5th at 11:59pm. |
| Week 4: Mon, 9/10  | Lecture 6 - CUDA Hardware                | Slides ( <u>ppt</u> )<br>Voice ( <u>mp3</u> )   |   |
| Siebel Center.)<br>Wed, 9/5: (DK in IL)                            | Lecture 5 - GPU History                  | Joke ( <u>mp3</u> )<br>Slides ( <u>ppt</u> )<br>Voice ( <u>mp3</u> )<br>Slides ( <u>ppt</u> ) | released<br>MP-1 (both parts) Due: Wedne  |

How to embed "nvcc" into VC 2005 [2]

1 On desktop, right click the mouse and choose NVIDIA control panel



## How to embed "nvcc" into VC 2005 [3]

| 1 chipse | t |
|----------|---|
|----------|---|

system information, including

2 driver

| 系統資訊                                 |  | X |
|--------------------------------------|--|---|
| 有闘您的 NVIDIA<br>顧示<br>元素              | 更體以及執行硬體的系統的詳細資訊。  |   |
| 条統資訊<br>作業系統:<br>DirectX版本:<br>圖形卡資訊 | Windows Vista (TM) Enterprise, 64-bit (Service Pack 1)<br>10.0   | _ |
| 元系                                   |  |   |
| CeForce GTX 260                      | 2       驅動程式版本:       178.13         串流處理器:       192         Graphics clock:       621 MHz         記憶體時脈:       1080 MHz (2160 MHz 資料         記憶體介面:       448-位元         可用圖形記憶體總計:       2688MB         專用視訊記憶體:       896MB         糸統視訊記憶體:       0MB         共享系統記憶體:       1792MB |   |
|                                      | [  |   |

## How to embed "nvcc" into VC 2005 [4]

#### 🎫 系統管理員: 命令提示字元

Microsoft Windows [版本 6.0.6001] Copyright (c) 2006 Microsoft Corporation. All rights reserv C:\Users\root>set ALLUSERSPROFILE=C:\ProgramData APPDATA=C:\Users\root\AppData\Roaming CC=c1 CNL\_COMPILER\_VERSION=Microsoft (R) C/C++ Optimizing Compiler .41 for AMD64 CNL\_DIR=C:\Program Files (x86)\VNI\ims1\cn1600 CNL\_EXAMPLES=C:\Program Files <x86>\VNI\imsl\cn1600\ms64pc\e CNL\_OS\_VERSION=Microsoft Windows Server 2003/XP x64 Edition CNL\_VERSION=6.0.0 CommonProgramFiles=C:\Program Files\Common Files CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files COMPUTERNAME=FLUID-LAB01 ComSpec=C:\Windows\system32\cmd.exe CUDA\_BIN\_PATH=C:\CUDA\bin CUDA\_BIN\_PATH\_64=C:\CUDA\_64\bin CUDA\_INC\_PATH=C:\CUDA\include CUDA\_INC\_PATH\_64=C:\CUDA\_64\include CUDA\_LIB\_PATH=C:\CUDA\lib CUDA\_LIB\_PATH\_64=C:\CUDA\_64\lib

FP\_NO\_HOST\_CHECK=NO

Check environment variables


NUSDKCUDA\_ROOT=C:\Program Files (x86)\NUIDIA Corporation\NUIDIA CUDA SDK NUSDKCUDA\_ROOT\_64=C:\Program Files (x86)\NUIDIA Corporation\NUIDIA CUDA SDK OMP\_NUM\_THREADS=1

OS=Windows\_NT

Path=C:\Program Files (x86)\UNI\imsl\cn1600\ms64pc\lib;C:\Windows\system32;C:\Wi ndows;C:\Windows\System32\Ubem;c:\Program Files (x86)\Microsoft SQL Server\90\To ols\binn\;C:\Program Files\MATLAB\R2008a\bin;C:\Program Files\MATLAB\R2008a\bin\ win64;C:\CUDA\bin;C:\Program Files (x86)\NVIDIA Corporation\NVIDIA CUDA SDK\bin\ win64\Debug;C:\Program Files (x86)\UNI\imsl\cn1600\ms64pc\lib;C:\Program Files ( x86)\SSH Communications Security\SSH Secure Shell

PATHEXT=.COM;.EXE;.BAT;.CMD;.UBS;.UBE;.JS;.JSE;.WSF;.WSH;.MSC

Create a new project: CUDA64 project, this is different from what we do before




| New Project   |               |   |
|---|---------------|---|
| Project types:  |               | Templates:  |
| <ul> <li>→ Visual C++</li> <li>→ ATL</li> <li>→ CLR</li> <li>→ General</li> <li>→ MFC</li> <li>→ Smart Dev</li> <li>→ Win32</li> <li>→ CUDA</li> <li>→ Other Langua</li> <li>→ Other Project</li> </ul> | ges           | Visual Studio installed templates CUDAWinApp My Templates Search Online Templates |
| TODO: Wizard De   | scription.    |   |
| Name:   | vecadd_vc2005 |   |
| Location:   | E:\lschien    |   |
| Solution Name:  | vecadd_vc2005 |   |

## How to embed "nvcc" into VC 2005 [6]

| CUDA Windows Application Wi      | izard - vecadd_vc2005   | ? 💌                              |  |                              |
|----------------------------------|---|----------------------------------|--|------------------------------|
| Welcome<br>#VIDIA<br>CUDA        | e to the CUDA Windows Application Wizard  |                                  |  |                              |
| Overview<br>Application Settings | These are the current project settings:<br>• Console application<br>Click <b>Finish</b> from any window to accept the current settings.<br>After you create the project, see the project's readme.txt file about the project features and files that are generated.<br>CUDA VS Wizard.<br>This wizard created from Win32 by Zhao Kaiyong. If there is an the wizard, please let me know.<br>Copright (C) 2008 Zhao Kaiyong.<br>Department of Computer Science,<br>Hong Kong Baptist University,<br>Kowloon Tong, Kowloon,<br>Hong Kong.<br>Email:zhao.kaiyong@gmail.com<br>http://www.10bit.cn<br>http://blog.csdn.net/openhero | CUDA Windows Applica             | ation Wizard - vecadd_vc2005   | <u>8</u>                     |
| Press "Next" to                  | o create empty project  | Overview<br>Application Settings | Application type:<br><ul> <li>Windows application</li> <li>Console application</li> <li>DLL</li> <li>Static library</li> <li>Additional options:</li> <li>Empty project</li> <li>Export symbols</li> <li>Precompiled header</li> </ul> | Add common header files for: |
|                                  |   |                                  | < Previous   | Next > Finish Cancel         |

Copy source files, vecadd.cu, vecadd\_GPU.cu, vecadd\_gold.cpp and vecadd\_kernel.cu to directory vecadd\_vc2005/vecadd\_vc2005




## How to embed "nvcc" into VC 2005 [8]

Add source files, vecadd.cu and vecadd\_gold.cpp to project

|   | Add Existing Item - vecadd_vc2005 |   |                          |                    |         |         | ? 💌     |
|---|-----------------------------------|---|--------------------------|--------------------|---------|---------|---------|
|   | Look in:                          | 🌗 vecadd_vc   | 2005                     | •                  | - 🔰   🔍 | X 道 💷 🕇 | Tools 🕶 |
|   | Desktop<br>My Projects            | 名稱<br>vecadd.gu<br>vecadd_ga<br>vecadd_ga<br>vecadd_ka<br>vecadd_va<br>vecadd_va<br>vecadd_va | old<br>PU.cu<br>ernel.cu | 類型<br>d-lab01.root | 大小      |         |         |
| vecadd_vc2005 - Microsoft Visual Studio File Edit View Project Build Debug Tools Window |                                   |   |                          |                    |         |         |         |
| File Edit View Project Build Debug Tools Window   |                                   |   |                          |                    |         |         |         |
| Solution Explorer - S 🍕 Add Resource  |                                   |   |                          |                    |         |         |         |
| Add New Item Ctrl+Shift+A   |                                   |   |                          |                    |         |         |         |
| Solution 'vecade 📖 Add Existing Item Shift+Alt+A  |                                   |   |                          |                    |         |         |         |
| Header F  |                                   |   |                          |                    |         |         |         |
| Resource Show All Files   |                                   | File name:  |                          |                    |         | -       | Add     |
| Source Fi Visio UML(V)  |                                   | Files of type:  | All Files                |                    |         | •       | Cancel  |
| Set as StartUp Project  |                                   |   |                          |                    |         |         |         |
| vecadd_vc2005 Properties Alt+F7   |                                   |   |                          |                    |         |         |         |

## How to embed "nvcc" into VC 2005 [9]

Check solution's property : platform must be x64 (64-bit platform)



| Solution 'vecadd_vc2005' Property Pages  |               |               |          |                      |  |  |  |
|--|---------------|---------------|----------|----------------------|--|--|--|
| Configuration: Active(Debug)             | ✓ Platform:   | Active(x64)   | ▼ Co     | onfiguration Manager |  |  |  |
| Common Properties                        |               |               |          |                      |  |  |  |
| Startup Project     Project Dependencies | Project       | Configuration | Platform | Build                |  |  |  |
| Debug Source Files                       | vecadd_vc2005 | Debug         | ▼ x64    | ▼                    |  |  |  |
| Configuration Properties                 |               |               |          |                      |  |  |  |

How to embed "nvcc" into VC 2005 [10]

Check solution's property : CUDA  $\rightarrow$  General  $\rightarrow$  Target Machine  $\rightarrow$  MachineX64 (64bit platform)

| 🥢 vecadd_vc2005 -     | Micr         | osoft Visua | l Studio   |          |        |                   |                 |              |               |          |                  |
|-----------------------|--------------|-------------|------------|----------|--------|-------------------|-----------------|--------------|---------------|----------|------------------|
| File Edit View        | Pro          | ject Build  | Debug      | g Tools  | Window | M                 |                 |              |               |          |                  |
| i 🛅 • 🛅 • 💕 🔒         | <b>\$</b> \$ | Add Class   |            |          |        |                   |                 |              |               |          |                  |
| Solution Explorer - v | <b>\$</b> \$ | Add Reso    | urce       |          | i      |                   |                 |              |               |          |                  |
| 🖹 📄                   |              | Add New     |            | Ctrl+Shi |        | vecadd_vc2005     | Property Pages  |              |               |          |                  |
| Solution 'vecade      |              | Add Existi  | -          | Shift+A  | IT+A   |                   |                 |              |               |          |                  |
| Header F              |              | New Filter  | r          |          |        | Configuration     | Active(Debug)   | •            | Platform:     | Active(x | 64)              |
| 🔁 Resource            | ð            | Show All I  | Files      |          |        | Common            | Properties      | Additional I | nclude Direct | tories   | \$(CUDA_INC_PA   |
| 🚊 🗠 🗁 Source Fi       |              | Unload P    | roject     |          |        | Refere            |                 | Debug Info   | rmation       |          | Yes (-g)         |
| Vecad                 |              | Visio UMI   | .(v)       |          | •      |                   | tion Properties | Compile to   |               |          | Object file (.o) |
| 📖 🚰 vecad             |              | Reference   |            |          |        | Gener             |                 | Shared libra | -             |          | No               |
|                       |              |             |            | _        |        | Debug<br>⊕. C/C++ |                 | Target Mac   |               |          | MachineX64       |
|                       |              | Add Web     |            |          |        | Linker            | r -             | Library path |               |          |                  |
|                       |              | Set as Sta  | rtUp Proje | ect      |        |                   | ort Tool        | System path  |               |          |                  |
|                       |              | Custom B    | uild Rules |          |        | -                 | ocument Generat | Additional I | ibraries      |          |                  |
|                       |              | Tool Build  | Order      |          |        | · · · · ·         | e Information   |              |               |          |                  |
|                       | œ            | Properties  | 5          | Alt      | t+F7   | 🗄 Build B         |                 |              |               |          |                  |
|                       |              |             |            |          |        |                   | m Build Step    |              |               |          |                  |
|                       |              |             |            |          |        |                   | Deployment      |              |               |          |                  |
|                       |              |             |            |          |        | E CUDA            |                 |              |               |          |                  |
|                       |              |             |            |          |        |                   | vanced          |              |               |          |                  |
|                       |              |             |            |          |        |                   | ckends          |              |               |          |                  |
|                       |              |             |            |          |        |                   | neral           |              |               |          |                  |
|                       |              |             |            |          |        | Mi Mi             | scellaneous     |              |               |          |                  |

## How to embed "nvcc" into VC 2005 [11]


## Check solution's property : CUDA $\rightarrow$ Output $\rightarrow$ Intern Mode $\rightarrow$ Real (important)

| vecadd_vc2005 Property Pages   |   |   |  |   |   |
|--|---|---|--|---|---|
| Configuration: Active(Debug)   | ✓ Platform:   | Active(x64)   |  |   |   |
| <ul> <li>Common Properties         <ul> <li>References</li> <li>Configuration Properties</li> <li>General</li> <li>Debugging</li> <li>C/C++</li> <li>Linker</li> <li>Manifest Tool</li> <li>XML Document Generator</li> <li>Browse Information</li> <li>Build Events</li> <li>Custom Build Step</li> <li>Web Deployment</li> <li>CUDA</li> <li>Advanced</li> <li>Backends</li> <li>General</li> <li>Miscellaneous</li> <li>Optimization</li> <li>Preprocessor</li> <li>Command Line</li> </ul> </li> </ul> | Genera<br>→ Debugg<br>⊕ C/C++<br>⊕ Linker<br>⊕ Manifer<br>⊕ XML Do<br>⊕ Browse<br>⊕ Build Ev<br>⊕ Custom<br>⊕ Web De<br>⊖ CUDA<br>→ Adv<br>→ Bacl<br>→ Genera | Active(Debug) Properties aces ion Properties I ging st Tool coument Generato Information vents Build Step eployment anced kends | Platform: ptions: CUDA_64\bin\nvcc.exe C\bin" -I"C:\CUDA_64\in IDA SDK\common\inc" | -ccbin "C:\Program Files (x<br>nclude" -I"C:\Program Files (<br>-O0 -D_DEBUG -D_CONSOL<br>64 -0 "x64\Debug\vecadd | Configuration Manager Configuration Manager 86)\Microsoft Visual Studio 8 x86)\NVIDIA Corporation\NVIDIA LE -arch sm_10 -code sm_10hostvc2005.obj" -odir "x64\Debug" -ext |
|  | - Out   |   | ditional options:  |   | *   |

## How to embed "nvcc" into VC 2005 (compile) [12]

| File Edit View Project Build Debug Tools Window Community Help  |                      |  |  |  |  |  |  |
|---|----------------------|--|--|--|--|--|--|
| The East Hell Helper Band Bebag Fools Hinden Commany Help   |                      |  |  |  |  |  |  |
| 🗄 🖬 🕶 📻 🛃 🧊 🐹 🛗 Build Solution 🛛 F7 🔤 💌 x64   |                      |  |  |  |  |  |  |
| Rebuild Solution Ctrl+Alt+F7  |                      |  |  |  |  |  |  |
| Solution Explorer - Solu T  |                      |  |  |  |  |  |  |
| Build vecadd_vc2005   |                      |  |  |  |  |  |  |
| Solution 'vecadd_vc2005' Rebuild vecadd_vc2005  |                      |  |  |  |  |  |  |
| E vecadd_vc2005 Clean vecadd_vc2005   |                      |  |  |  |  |  |  |
| □ Header Files Project Only   |                      |  |  |  |  |  |  |
| Profile Guided Optimization   |                      |  |  |  |  |  |  |
| wecadd.cu Batch Build   |                      |  |  |  |  |  |  |
| 🔤 vecadd_gold.cr Configuration Manager  |                      |  |  |  |  |  |  |
| Sompile Ctrl+F7   |                      |  |  |  |  |  |  |
| void runTest(int argc, char** argv);  |                      |  |  |  |  |  |  |
| usid vandomTrit/floritk intlo   |                      |  |  |  |  |  |  |
|   |                      |  |  |  |  |  |  |
| Output  |                      |  |  |  |  |  |  |
| Show output from: Build 🔹 🗐 🖓 🖓 🗐 🗐   |                      |  |  |  |  |  |  |
| <pre>Show output from: Build</pre>  | ead                  |  |  |  |  |  |  |
| Show output from: Build          I> Rebuild All started: Project: vecadd_vc2005, Configuration: Debug x64         I>Deleting intermediate and output files for project 'vecadd_vc2005', configuration 'Debug x         I>Compiling         I>vecadd.cu         I>tmpxft_00001608_00000000-3_vecadd.cudafe1.gpu         I>tmpxft_00001608_00000000-3_vecadd.cudafe1.gpu         I>tmpxft_00001608_00000000-3_vecadd.cudafe1.cpp         I>tmpxft_00001608_00000000-3_vecadd.cudafe1.cpp         I>tmpxft_00001608_00000000-12_vecadd.ii         I>Compiling         I>cl : Command line warning D9038 : /ZI is not supported on this platform; enabling /Zi inst         I>cl : Command line warning D907 : '/Gm' requires '/Zi'; option ignored         I>vecadd_gold.cpp | ead<br>LTLIB:library |  |  |  |  |  |  |

## How to embed "nvcc" into VC 2005 (execute) [13]



C:\Windows\system32\cmd.exe

```
N = 512
Using de
```

Using device 0: GeForce GTX 260 in GPU, C = A + B: 18.118784 (ms) device --> Host: 0.073333 (ms) compute gold vector needs 0.0000 (ms) Test PASSED Press ENTER to exit...

## How to embed "nvcc" into VC 2005 (double precision) [14]

| /ecadd_dble_vc2005 Property Page  | es estatution es | 7  |
|---|--|--|
| Configuration: Active(Debug)  | Platform: Active(x64)  | Configuration Manager  |
| <ul> <li>Common Properties</li> <li>Configuration Properties</li> <li>General</li> <li>Debugging</li> <li>C/C++</li> <li>Linker</li> <li>Manifest Tool</li> <li>XML Document Generato</li> <li>Browse Information</li> <li>Build Events</li> <li>Custom Build Step</li> <li>Web Deployment</li> <li>CUDA</li> <li>Advanced</li> <li>Backends</li> <li>General</li> <li>Miscellaneous</li> <li>Optimization</li> <li>Output</li> <li>Preprocessor</li> <li>Command Line</li> </ul> | Backend         Emulation         Compile As         Generate dependencies         Code Generation2         Maximum registers         No align double         GPU Architecture Compile Name         GPU Architecture Code Name         Paths         Compiler Directory  | No<br>Compile as C++ code<br>No<br>1.3 (hardware) Arch<br>1.3 (hardware) code<br>\$(VCInstallDir)bin |
| • III •   |  | 確定 取満 套用(A)  |

### How to embed "nvcc" into VC 2005 (double precision) [15]

#### man nvcc

--gpu-name <gpu architecture name> (-arch)

Specify the name of the nVidia GPU to compile for. This can either be a 'real' GPU, or a 'virtual' ptx architecture. Ptx code represents an intermediate format that can still be further compiled and optimized for. depending on the ptx version, a specific class of actual GPUs.

The architecture specified with this option is the architecture that is assumed by the compilation chain up to the ptx stage, while the architecture(s) specified with the -code option are assumed by the last, potentially runtime compilation stage.

Allowed values for this option: 'compute\_10', 'compute\_11', 'compute\_13', 'compute\_14', 'compute\_20', 'sm\_10', 'sm\_11', 'sm\_13', 'sm\_14', 'sm\_20'. Default value: 'sm\_10'.

--gpu-code <gpu architecture name>,... (-code) Specify the name of nVidia gpu to generate code for.

Unless option -export-dir is specified (see below), nvcc will embed a compiled code image in the executable for each specified 'code' architecture, which is a true binary load image for each 'real' architecture (such as a sn\_ls), and ptx code for each virtual architecture (such as compute\_10). During runtime, such embedded ptx code will be dynamically compiled by the cuda runtime system if no binary load image is found for the 'current' GPU, and provided that the ptx level is compatible with this current GPU.

Architectures specified for options -arch and -code may be virtual as well as real, but the 'code' architectures must be compatible with the 'arch' architecture. For instance, 'arch'=compute\_13 is not compatible with 'code'=sm\_10, because the earlier compilation stages will assume the availability of compute\_13 features that are not present on sm\_10. This option defaults to the value of option '-arch'.

Allowed values for this option: 'compute\_10', 'compute\_11', 'compute\_13', 'compute\_14', 'compute\_20', 'sm\_10', 'sm\_11', 'sm\_13', 'sm\_14', 'sm\_20'.

virtual: compute\_10, compute\_11, compute\_12, compute\_13

real: sm\_10, sm\_11, sm\_12, sm\_13

sm\_13: compute capability 1.3